



Spyder 13.3" UMA BLOCK DIAGRAM




power State	SLP_S3#	SLP_S4#	SLP_S5#	ALW_ON	+3.3V_ALW	+5V_ALW	SUS_ON	+3.3V_SUS	+5V_SUS	RUN_ON	+3.3V_RUN	+5V_RUN	AOAC flag	USB2.0 Power share USB_BAK_EN#
S0	H	H	H	H	H	H	H	H	H	H	H	H	L	L
S3	L	H	H	H	H	H	H	H	H	L	L	L	L	L
S4/S5 AC	L	L	L	H	H	H	L	L	L	L	L	L	L	L
S4/S5 DC Only	L	L	L	L	L	L	L	L	L	L	L	L	L	L
AC/DC No Exist	L	L	L	L	L	L	L	L	L	L	L	L	L	L
AOAC(S4)	L	L	L	H	H	H	H	H	H	L	L	L	H	H

Sandy Bridge Processor (DMI,PEG,FDI)

CPU is i7 in schematic







DP & PEG Compensation



Sandy Bridge Processor (CLK,MISC,JTAG)

CPU is i7 in schematic





CPU is i7 in schematic


CPU is i7 in schematic



Sandy Bridge Processor (GND)


CPU is i7 in schematic

CPU is i7 in schematic



Sandy Bridge Processor (RESERVED, CFG)

CPU is i7 in schematic



Processor Strapping

	1	0
CFG2 (PCI-E Static x16 Lane Reversal)	Normal Operation	Lane Reversed
CFG3 (PCI-E Static x4 Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP

PGB straping pin unused for UMA only

CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




Quanta Computer Inc.
PROJECT : D13



vinafix

Cougar Point (DMI, FDI, PM)

U31C




PCH Pull-high/low(CLG)




On Die DSW VR Enable
High = Enable (Default)
Low = Disable

S3 Power reduce




S3 Power reduce



Copy From GM6

System PWR_OK(CLG)



Quanta Computer Inc.
PROJECT : D13

http://vinafix.vn

Cougar Point (LVDS,DDI)

Cougar Point (GND)

U31D

L_BKLKEN
L_ENVDD
L_BKLCTL
L_DDC_CLK
L_DDC_DATA
L_CTRL_CLK
L_CTRL_DATA

LVD_IBG
LVD_VBG
LVD_VREFH
LVD_VREFL

LVDSA_CLK#
LVDSA_CLK

LVDSA_DATA#0
LVDSA_DATA#1
LVDSA_DATA#2
LVDSA_DATA#3
LVDSA_DATA0
LVDSA_DATA1
LVDSA_DATA2
LVDSA_DATA3

LVDSB_CLK#
LVDSB_CLK

LVDSB_DATA#0
LVDSB_DATA#1
LVDSB_DATA#2
LVDSB_DATA#3
LVDSB_DATA0
LVDSB_DATA1
LVDSB_DATA2
LVDSB_DATA3

CRT_BLUE
CRT_GREEN
CRT_RED

CRT_DDC_CLK
CRT_DDC_DATA

CRT_HSYNC
CRT_VSYNC

DAC_IREF
CRT_IRTN

CougarPoint-H_SFF_Rev_1_0

Digital Display Interface

SDVO_TVCLKINN
SDVO_TVCLKINP
SDVO_STALLN
SDVO_STALLP
SDVO_INTN
SDVO_INTP

SDVO_CTRLCLK
SDVO_CTRLDATA

DDPB_AUXN
DDPB_AUXP
DDPB_HPD

DDPC_CTRLCLK
DDPC_CTRLDATA

DDPC_AUXN
DDPC_AUXP
DDPC_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

SDVO_TVCLKINN
SDVO_TVCLKINP
SDVO_STALLN
SDVO_STALLP
SDVO_INTN
SDVO_INTP

SDVO_CTRLCLK
SDVO_CTRLDATA

DDPB_AUXN
DDPB_AUXP
DDPB_HPD

DDPC_CTRLCLK
DDPC_CTRLDATA

DDPC_AUXN
DDPC_AUXP
DDPC_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

SDVO_TVCLKINN
SDVO_TVCLKINP
SDVO_STALLN
SDVO_STALLP
SDVO_INTN
SDVO_INTP

SDVO_CTRLCLK
SDVO_CTRLDATA

DDPB_AUXN
DDPB_AUXP
DDPB_HPD

DDPC_CTRLCLK
DDPC_CTRLDATA

DDPC_AUXN
DDPC_AUXP
DDPC_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

SDVO_TVCLKINN
SDVO_TVCLKINP
SDVO_STALLN
SDVO_STALLP
SDVO_INTN
SDVO_INTP

SDVO_CTRLCLK
SDVO_CTRLDATA

DDPB_AUXN
DDPB_AUXP
DDPB_HPD

DDPC_CTRLCLK
DDPC_CTRLDATA

DDPC_AUXN
DDPC_AUXP
DDPC_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_CTRLCLK
DDPD_CTRLDATA

Mini DP

INT_DP_SCL

INT_DP_SDA

INT_DP_TXN0_C

INT_DP_TXP0_C

INT_DP_TXN1_C

INT_DP_TXP1_C

INT_DP_TXN2_C

INT_DP_TXP2_C

INT_DP_TXN3_C

INT_DP_TXP3_C

INT_DP_SCL

INT_DP_SDA

INT_DP_TXN0_C

INT_DP_TXP0_C

INT_DP_TXN1_C

INT_DP_TXP1_C

INT_DP_TXN2_C

INT_DP_TXP2_C

INT_DP_TXN3_C

INT_DP_TXP3_C

INT_DP_SCL

INT_DP_SDA

U31I


BA25 VSS[159]
BA27 VSS[160]
BA29 VSS[161]
BA31 VSS[162]
BA33 VSS[163]
BA35 VSS[164]
BA37 VSS[165]
BA39 VSS[166]
BA41 VSS[167]
BA43 VSS[168]
BA45 VSS[169]
BA47 VSS[170]
BA49 VSS[171]
BA51 VSS[172]
BA53 VSS[173]
BA55 VSS[174]
BA57 VSS[175]
BA59 VSS[176]
BA61 VSS[177]
BA63 VSS[178]
BA65 VSS[179]
BA67 VSS[180]
BA69 VSS[181]
BA71 VSS[182]
BA73 VSS[183]
BA75 VSS[184]
BA77 VSS[185]
BA79 VSS[186]
BA81 VSS[187]
BA83 VSS[188]
BA85 VSS[189]
BA87 VSS[190]
BA89 VSS[191]
BA91 VSS[192]
BA93 VSS[193]
BA95 VSS[194]
BA97 VSS[195]
BA99 VSS[196]
BA101 VSS[197]
BA103 VSS[198]
BA105 VSS[199]
BA107 VSS[200]
BA109 VSS[201]
BA111 VSS[202]
BA113 VSS[203]
BA115 VSS[204]
BA117 VSS[205]
BA119 VSS[206]
BA121 VSS[207]
BA123 VSS[208]
BA125 VSS[209]
BA127 VSS[210]
BA129 VSS[211]
BA131 VSS[212]
BA133 VSS[213]
BA135 VSS[214]
BA137 VSS[215]
BA139 VSS[216]
BA141 VSS[217]
BA143 VSS[218]
BA145 VSS[219]
BA147 VSS[220]
BA149 VSS[221]
BA151 VSS[222]
BA153 VSS[223]
BA155 VSS[224]
BA157 VSS[225]
BA159 VSS[226]
BA161 VSS[227]
BA163 VSS[228]
BA165 VSS[229]
BA167 VSS[230]
BA169 VSS[231]
BA171 VSS[232]
BA173 VSS[233]
BA175 VSS[234]
BA177 VSS[235]
BA179 VSS[236]
BA181 VSS[237]
BA183 VSS[238]
BA185 VSS[239]
BA187 VSS[240]
BA189 VSS[241]
BA191 VSS[242]
BA193 VSS[243]
BA195 VSS[244]
BA197 VSS[245]
BA199 VSS[246]
BA201 VSS[247]
BA203 VSS[248]
BA205 VSS[249]
BA207 VSS[250]
BA209 VSS[251]
BA211 VSS[252]
BA213 VSS[253]
BA215 VSS[254]
BA217 VSS[255]
BA219 VSS[256]
BA221 VSS[257]
BA223 VSS[258]
BA225 VSS[259]
BA227 VSS[260]
BA229 VSS[261]
BA231 VSS[262]
BA233 VSS[263]

CougarPoint-H_SFF_Rev_1_0

VSS[264]
J21
J22
J23
J24
J25
J26
J27
J28
J29
J30
J31
J32
J33
J34
J35
J36
J37
J38
J39
J40
J41
J42
J43
J44
J45
J46
J47
J48
J49
J50
J51
J52
J53
J54
J55
J56
J57
J58
J59
J60
J61
J62
J63
J64
J65
J66
J67
J68
J69
J70
J71
J72
J73
J74
J75
J76
J77
J78
J79
J80
J81
J82
J83
J84
J85
J86
J87
J88
J89
J90
J91
J92
J93
J94
J95
J96
J97
J98
J99
J100
J101
J102
J103
J104
J105
J106
J107
J108
J109
J110
J111
J112
J113
J114
J115
J116
J117
J118
J119
J120
J121
J122
J123
J124
J125
J126
J127
J128
J129
J130
J131
J132
J133
J134
J135
J136
J137
J138
J139
J140
J141
J142
J143
J144
J145
J146
J147
J148
J149
J150
J151
J152
J153
J154
J155
J156
J157
J158
J159
J160
J161
J162
J163
J164
J165
J166
J167
J168
J169
J170
J171
J172
J173
J174
J175
J176
J177
J178
J179
J180
J181
J182
J183
J184
J185
J186
J187
J188
J189
J190
J191
J192
J193
J194
J195
J196
J197
J198
J199
J200
J201
J202
J203
J204
J205
J206
J207
J208
J209
J210
J211
J212
J213
J214
J215
J216
J217
J218
J219
J220
J221
J222
J223
J224
J225
J226
J227
J228
J229
J230
J231
J232
J233
J234
J235
J236
J237
J238
J239
J240
J241
J242
J243
J244
J245
J246
J247
J248
J249
J250
J251
J252
J253
J254
J255
J256
J257
J258
J259
J260
J261
J262
J263
J264
J265
J266
J267
J268
J269
J270
J271
J272
J273
J274
J275
J276
J277
J278
J279
J280
J281
J282
J283
J284
J285
J286
J287
J288
J289
J290
J291
J292
J293
J294
J295
J296
J297
J298
J299
J300
J301
J302
J303
J304
J305
J306
J307
J308
J309
J310
J311
J312
J313
J314
J315
J316
J317
J318
J319
J320
J321
J322
J323
J324
J325
J326
J327
J328
J329
J330
J331
J332
J333
J334
J335
J336
J337
J338
J339
J340
J341
J342
J343
J344
J345
J346
J347
J348
J349
J350
J351
J352
J353
J354
J355
J356
J357
J358
J359
J360
J361
J362
J363
J364
J365
J366
J367
J368
J369
J370
J371
J372
J373
J374
J375
J376
J377
J378
J379
J380
J381
J382
J383
J384
J385
J386
J387
J388
J389
J390
J391
J392
J393
J394
J395
J396
J397
J398
J399
J400
J401
J402
J403
J404
J405
J406
J407
J408
J409
J410
J411
J412
J413
J414
J415
J416
J417
J418
J419
J420
J421
J422
J423
J424
J425
J426
J427
J428
J429
J430
J431
J432
J433
J434
J435
J436
J437
J438
J439
J440
J441
J442
J443
J444
J445
J446
J447
J448
J449
J450
J451
J452
J453
J454
J455
J456
J457
J458
J459
J460
J461
J462
J463
J464
J465
J466
J467
J468
J469
J470
J471
J472
J473
J474
J475
J476
J477
J478
J479
J480
J481
J482
J483
J484
J485
J486
J487
J488
J489
J490
J491
J492
J493
J494
J495
J496
J497
J498
J499
J500
J501
J502
J503
J504
J505
J506
J507
J508
J509
J510
J511
J512
J513
J514
J515
J516
J517
J518
J519
J520
J521
J522
J523
J524
J525
J526
J527
J528
J529
J530
J531
J532
J533
J534
J535
J536
J537
J538
J539
J540
J541
J542
J543
J544
J545
J546
J547
J548
J549
J550
J551
J552
J553
J554
J555
J556
J557
J558
J559
J560
J561
J562
J563
J564
J565
J566
J567
J568
J569
J570
J571
J572
J573
J574
J575
J576
J577
J578
J579
J580
J581
J582
J583
J584
J585
J586
J587
J588
J589
J590
J591
J592
J593
J594
J595
J596
J597
J598
J599
J600
J601
J602
J603
J6




vinafix

Cougar Point (HDA,JTAG,SATA)



PCH JTAG Debug (CLG)

MP remove(Intel)



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	
Del 0510			Remove SPI_MOSI from PCH strapping, HR_C/L_v0.91	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL R96 330K 4 PCH_INTVRMEN
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	[29] PCH_AZ_CODEB_SYNC R85 33 4 ACZ_SYNC_R +3.3V_SUS R89 1K 4

<http://vinafix.vn>









Quanta Computer Inc.
PROJECT : D13



Size Document Number Rev 1A
Cougar Point 3/7
Date: Thursday, October 13, 2011 Sheet 10 of 41

PCI/USB OC# Pull-up (CLG)

Cougar Point-M (PCI,USB,NVRAM)




Add EMC solution




Pin Name	Strap description	Sampled	Configuration									
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 10K)									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 10K)									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table><tr><th>Bit 0</th><th>Bit 1</th><th>Boot Location</th></tr><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></table>	Bit 0	Bit 1	Boot Location	1	1	SPI *	0	0	LPC
Bit 0	Bit 1	Boot Location										
1	1	SPI *										
0	0	LPC										
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK										
Default weak pull-up on GNT0/1# (Internal PU)												
DF_TV5	DMI and FDI Tx/Rx Termination Voltage	PWROK	weak pull-down 20kohm									
<div><p>R199 2.2K 4 +1.8V_RUN DF_TV5</p></div>												
CheckList_1.5 p72; HR_v1.5 p476												

Cougar Point-M (PCI-E,SMBUS,CLK)


For BIOS:
drop the PCH_SMB_ALERT from touchpad due to
SMBUS will control it by host notify mechanism



SMBus/Pull-up(CLG)




CLK_REQ/Strap Pin(CLG)



Quanta Computer Inc.
PROJECT : D13


vinafix

Cougar Point (GPIO,VSS_NCTF,RSVD)




Pin Name	Strap description	Sampled	Configuration
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)
Internal PU			

GPIO Pull-up/Pull-down(CLG)



The internal pull-up is disabled after PLTRST# deasserts. This signal is intended for Firmware Hub. It can be Leave as "No Connect". (desktop SKUs only)



RAM Vendor select		
	R254(1)	R255(0)
Samsung		V
Hynix	V	

RAM size select		
	R256(1)	R257(0)
2G		V
4G	V	

FDI OVRVLTG R111 100K 4

FDI TERMINATION VOLTAGE OVERRIDE

Low - Tx, Rx terminated to same voltage

+3.3V_RUN

R200 1 2 200K/F 4PCH_GPIO36

DMI TERMINATION VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

Reserve (PDC)

HOST_ALERT#1 R87 1K 4

Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable

MFG-TEST




del 0527




Quanta Computer Inc.

PROJECT : D13




COUGAR POINT (POWER)






CHANNEL | Samsung
2G D-die








MINI DISPLAY PORT CONNECTOR




40Pin LVDS




08/11: Q1 change to HF
(FDC655BN to BAM06550000)







Brightness Control




Quanta Computer Inc.
PROJECT : D13



MiniCard WLAN connector






mSATA Connector




+5V_RUN is for testing mSATA by factory.
+1.5V are NC pin for this connector.

Max = 6000 mils
Min = 1000 mils
DG: Place TX cap close to connector


TX- based on SSD



RX- based on SSD




10/204 NO.7



Place caps close to connector.


TPM




Add EMC solution

KEYBOARD CONNECTOR


03/30 Change CP1,CP2,CP3,CP4,CP5,CP6,C382 from Pop to Depop




Vi(on_max)= -1.4V
Vi(off_min)=-0.3




Key board illumination




KEYBOARD CONNECTOR




Touch Pad



For EC 4Mbit (512K Byte)




For PCH 64Mbit (8M Byte)



Change SPI ROM for BIOS to AKE3EFP0N04 -0613

RTC BATTERY


The max charge current is flow on charged at the end voltage of battery 2V. And the charge current is 1mA.
 $R \geq (+RTC_CELL - 2)/1mA$



Quanta Computer Inc.


PROJECT : D13

3VALW ON POWER LOGIC



For Debug PWR SW


Battery Status LED



Truth table of Battery LED


Battery Power State	BLED4	BLED3	BLED2	BLED1	BLED0	LED State
<20%	0	0	0	0	0	N/A
20%	0	0	0	0	1	D29
40%	0	0	0	1	1	D29 D30
60%	0	0	1	1	1	D29 D30 D31
80%	0	1	1	1	1	D29 D30 D31 D32
100%	1	1	1	1	1	D29 D30 D31 D32 D33

10/14, change current limit resistor from 365 ohm to 620



Battery LED need to change direction


Battery LED button




Quanta Computer Inc.

PROJECT : D13

LED SWITCH




THERMAL IC





SYS_SHD#	2K	7.5K	10.5K	14K	18.7K
ALERT#					
2K	77'C	87'C	97'C	107'C	117'C
7.5K	79'C	89'C	99'C	109'C	119'C
10.5K	81'C	91'C	101'C	111'C	121'C
14K	83'C	93'C	103'C	113'C	123'C
18.7K	85'C	95'C	105'C	115'C	125'C


OTP 85 degree C





OTP 85 degree : R92 = 18.7K, R95 = 2K






08/01: change CN4 PN from DFHD02MR401 change to DFHD02MR045









vinafix




09/30: NO.6





Need to add in BOM			
H7	h-tc217bc197d102p2	H8	h-tc217bc197d102p2
H11	h-tc217bc197d102p2	H12	h-tc217bc197d102p2
H6	h-tc217bc197d102p2	H10	H-C220D142P2
BOT-Size Need to modify PN		TOP-Size	


<http://vinafix.vn>




Adapter Type	45W
OCP Set Point	2.7A











+VCCSA_CORE
0.9 Volt +/- 5%
Fsw : 300K
TDC : 6A
OCP : 8.6A




VCCSA_VID1	VCCSA_CORE
Low	0.9V
High	0.85V





+1.8V_RUN
1.8 Volt +/- 5%
TDC : 1.23A
OCP : 3.5A




vinafix



9/30: CN1 change from D
DFHD05MR080 to DFHD05MS074




ginatix




PR2 has been changed to 3.92K at ST build

<http://vinafix.vn>

 Quanta Computer Inc. PROJECT : D13	
Size	Document Number Load Switch/LED_BL_Converter
Date:	Thursday, October 13, 2011 Sheet 39 of 41 Rev 1A

vinafix



<http://vinafix.vn>

vinafix

